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ABSTRACT 
An  approach t o  t h e  design of high-frequency mono- 
lithic voltage-controlled oscillators using operational 
transconductance amplifiers and  capacitors is given. 
Results f rom two 3pm CMOS prototypes are presented. 
Bo th  frequency and  ampli tude of t h e  oscillations can 
be tuned  by means of control voltages. Programmable 
oscillator frequencies u p  to 56.1Mhz a r e  obtained, t h e  
ampli tudes being adjustable between 1 v peak-to-peak 
and  100mv peak-to-peak. Total  Harmonic Distortions 
from 2.8% down to 0.2% have been experimentally 
measured in  t h e  laboratory. 
I. INTRODUCTION 
The design of voltage controlled sinusoidal oscillators is a 
classical problem with applications in communication systems, 
instrumentation, measurement, etc. It has been proposed [1,2] 
to use circuits constructed by Qperational Transconductance 
- Amplifiers and Capacitors (OTA-C) as a way to overcome 
the performance limitations of conventional RC-active Voltage 
Controlled Oscillators (VCO). This proposal is based on two 
basic facts. On the one hand, the undoubted potential of the 
OTA for high frequency applications [3-6,8]. On the other 
hand, the possibility of exploiting the programmability of the 
transconductance gain gm of the OTA [7] to readily implement 
the VCO operation. As a matter of fact, the validity of these 
hypotheses has already been demonstrated for discrete bipolar 
implementations of OTA-C oscillators up to lMhz [1,2]. How- 
ever, not much work has been reported yet on monolithic im- 
plementations where much higher frequencies can be expected 
181. 
In this paper we demonstrate that it is possible using stan- 
dard 3pm CMOS technology, to implement monolithic OTA- 
C VCOs working within the megahertz range. In particular, 
a 3pm CMOS prototype is reported oscillating at a maximum 
frequency of 56Mhz. We show that this result can be achieved 
due to the combination of 1) a simple design technique based 
on OTAs, and 2) a fundamental modeling of the OTA taking 
into account parasitic effects. 
11. T H E O R Y  OF QUADRATURE OSCILLATORS 
The OTA-C architecture proposed in the next section is 
based on the quadrature oscillator mode of operation. The 
ideal quadrature oscillator consists of a positive and a negative 
integrator in a feedback loop as shown in Fig. 1 [2]. This 
results in a characteristic equation with a pair of roots lying 
on the imaginary axis of the complex frequency plane. 
In a practical quadrature oscillator, due to the influence of 
parasitics, the poles are displaced from their nominal position 
( s p  = to either the right or the left side of the fre- 
quency plane. For this reason, the oscillator must be designed 
to have its poles initially located inside the right half com- 
plex frequency plane in order to assure self starting operation. 
This is usually accomplished by making one of the integrators 
have a pole in the right half of the complex frequency plane. 
Also, some nonlinear feedback mechanism has to be included 
so that as the amplitude increases the poles move towards the 
left half frequency plane. Thus, a stable limit cycle would be 
reached with a stable amplitude and frequency while the poles 
are located exactly on the imaginary axis. The nature of the 
feedback mechanism can be of several types [2]. In this pa- 
per we discuss one of them, namely the nonlinear amplitude 
limiting mechanism. 
Fig. 2 shows two possible block diagrams of a practical 
quadrature oscillator with linear and nonlinear feedback [2]. 
Assuming the nonlinearities f(.) and g ( . )  in Figs. 2(a) and 
2(b), respectively, are even functions, the block diagram of 
Fig. 2(a) yields to a stable quasi-sinusoidal limit cycle if 
is decreasing for x > 0 10 The same result is obtained for 
domain differential equations associated respectively with these 
block diagrams are: 
the case of Fig. 2(b) if L!l dzz is increasing for x > 0. The time 
For Fig. 2(a), if the distortion of the oscillator is low 
enough so that the high order harmonics produced by f(.) are 
filtered out before they appear at the input of the nonlinear 
element, we can approximate V ( t )  (see Fig. 2) by the first 
term of its Fourier series expansion. Hence, if z(t) = A cos(wt) 
and f(.) is even then V ( t )  = ANl(A)cost(wt), where 
This means that the nonlinear function f( . )  can be approx- 
imated by a linear function with slope N,(A) that depends 
on the amplitude of its input. The same applies to g(.) in 
Fig. 2(b). This is called the describing function approach [2]. 
Therefore, 
(4) 
and the Laplace transform of (2) yields 
s2 + ~(w,z62 - ~02bnN1(A)) + w o ~ w o z  = 0 (5a) 
S' - s(w0262 - w0zbnN2(A)) + w o i w o z  = 0 ( 5 b )  
Once the limit cycle is reached the amplitude and frequency of 
the oscillators will be given by 
A, = N;l(bz/bl)  and 0% = w,Iw,~, E = 1 , 2  ( 6 )  
Note that the oscillator will be self starting if b2 - blNl(0)  < 
0 for Fig. 2(a) and b2 - blNz(0)  > 0 for Fig. 2(b). The 
,:iiadrature oscillator implementation we are going to introducc 
in the next section corresponds to the block diagram of Fig. 
2(b). 
111. OTA-c Vco ARCHITECTURE 
If an OTA is loaded by a capacitor, the output and in- 
put voltages of the OTA are simply related by an integration 
operation. This basic principle can be used to obtain a quadra- 
ture OTA-C oscillator from Fig. 2(b). The resulting circuit is 
shown in Fig. 3 where RN is a nonlinear resistor used to im- 
plement the limiting mechanism and whose characteristics are 
shown in Fig. 4(a). Two different approaches for the imple- 
mentation of this nonlinear resistor in our experimental pro- 
totypes were taken. The simplest one, shown in Fig. 4(b), 
uses two diode-connected MOS transistors to implement each 
of the branches in Fig. 4(a). The second approach, depicted 
in Fig. 4(c) uses, for each branch, a comparator and an MOS 
transistor. Consider, for instance, the lower half of the circuit. 
If the input voltage is less than E ,  the NMOS transistor is off, 
but if the input voltage is greater than E ,  the output of the 
comparator is high a.nd the NMOS transistor is able to sink a 
great amount of current. We have implemented the right half 
branch of the curve in Fig. 4(a). The upper half of the circuit 
in Fig. 4(c) implements the other half branch of the curve in 
Fig. 4(a). Analysis assuming that no current is entering RN 
gives the following characteristic equation for Fig. 3. 
s2 - 2 [gm3 - g n 4  + 0; = 0 (7) 
CP 
where we have defined 0; = (gTnlgm2)/(C1C2). We see that 
by adjusting gm3 and gm4 the poles can be positioned close to 
the imaginary axis but in the right-half complex plane, so that 
the circuit is unstable and self-starting. Proper operation of 
the oscillator is guaranteed because of the nonlinear feedba.ck 
introduced by the nonlinear resistor, whose effect is to pull the 
poles back towards the imaginary axis until they finally reach 
this axis for some value, A,, of the amplitude. Thus a stable 
quasi-sinusoidal oscillation of frequency R, and amplitude A, 
is obtained. 
3 
Iv. O T A  PARASITIC EFFECTS 
Previous analyses have assumed an ideal model for the 
OTAs. Some experimental deviations can be expected as a 
consequence of using such an ideal model. Unfortunately, for 
high-frequency operation, the resulting errors are very large to 
be tolerated. For accurate high-frequency design, OTA para- 
sitics cannot be ignored in analyzing Fig. 3. In principle, 
only two parasitics have to be considered to obtain a valid de- 
sign technique up to, at least, 56Mhz, as it is demonstrated 
in the experimental results. These are the input and output 
impedances and the phase shift of the OTAs [2,9], which are 
both included in the macromodel of Fig. 5 .  
Let us calculate again the characteristic equation of Fig. 
3 considering the impedances (associated to C1, CO, Go) and 
phase-shifts ( w z )  of the 0T.4~.  After some approximations, we 
get 
s2  - s -(gm3 - gm4)+2--11 - 2 +o', = 0 (8) [A wz R2 4G c 1 
where we have assumed that the OT.4 parasitic capacitors have 
Ixen included in C1 and C2 and have taken for simplicity 
c'1 = Cz = C. As it can be seen, for high-frequency oper- 
ation the effect of the phase shift is the dominant parasitic 
effect. Because of this phase-shift, the poles, which are noni- 
inally located very close to the imaginary axis, move further 
iiito the right-half plane. As a consequence, the amplitude 
control mechanism is forced to work harder than in the ideal 
case to pull the poles back towards the imaginary axis, causing 
the distortion level to increase and the oscillation frequency to 
decrease. 
A way to avoid this performance degradation and hence 
to yield high-frequencies from Fig. 3 is to use a predistortion 
technique based on the analysis of the parasitics influence. \Ye 
have used this method. The experimental results we have ob- 
tained confirm the validity of our approach. 
v. EXPERIMENTAL RESULTS 
Several monolithic prototypes of Fig. 3 were fabricated 
using a 3pm CMOS double-metal technology (through and 
thanks to MOSIS). Different implementations were used for the 
OT.4 as well as for the nonlinear resistor. Here we are including 
results from two of these prototypes, respectively proto#l and 
proto#?. 
Proto#l  
The OTA used in proto#l was similar to the linearized one 
presented by Nedungadi and Geiger [3] but with an increased 
transconductance by a factor of four. For the nonlinear resis- 
tor we used the two alternative implementations of Figs. 4(b) 
and 4(c), the complete CMOS realization of this latter resistor 
being the one shown in Fig. 6. Frequencies up to 10.34hIhz 
were obtained, the Total Harmonic Distortion (THD) ranging 
between 0.20% to 1.87% for a corresponding peak-to-peak am- 
plitude voltages between l00mv to lv. Fig. 7(a) shows, for l v  
peak-to-peak, the experimental results of ( g m l g m 2 )  f vs fre- 
quency. Fig. 7(b) shows the measured THD vs amplitude of a 
l0Mhz sinusoidal signal, for the two different implementations 
of RN. In Fig. 8 a photomicrograph of the chip is given. 
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Proto#2 
This prototype waa intended for a larger oscillation fre- 
quency than the previous one. Thus, in order to minimize ad- 
ditional phase-shift of typical hear id  OTAs, we selected a 
simple OTA architecture. Besides, since large frequency means 
large values of gm this OTA was made to operate at high cur- 
rent. This means making the input transistors and the tail 
current of the differential pair as large as possible, while main- 
taining also a large linear range [7]. The OTA used with the 
geometry factors of each transistor is shown in Fig. 9. The 
nonlinear resistor in this prototype was implemented using 
Fig. 4(b). The frequency of proto#:! can be tuned between 
l2Mhz and 56.1Mhz. Table 1 shows the dependence of the fre- 
quency on the biasing (see Vbra., in Fig. 9, the OTA gm3 was 
not included in this prototype). The experimental result for a 
waveform at 56.1Mhz and 400mv of amplitude is shown in Fig. 
10. 
VI. CONCLUSIONS 
The design of monolithic CMOS OTA-C quadrature os- 
cillators has been addressed. A simple practical OTA macro- 
model has been used to analyze the influence of OTA par- 
asitics. Design techniques based on this analysis have been 
applied to obtain high-frequency oscillations (up to 56.1Mhz) 
using a conventional 3pm CMOS process. Since the oscillators 
are voltage-controlled, the design of practical AGC and/or au- 
tomatic tuning schemes is possible. Furthermore, higher fre- 
quencies are expected as better CMOS processes are used. 
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Fig. 1. Two-integrator Loop Quadrature Oscillator 
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Fig. 2. Possible Block Diagrams of a Practical Quadrature 
Oscillator 
Fig. 3. OTA-C Quadrature Oscillator Structure 
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Fig. 4. (a) Nonlinear Resistor Characteristics, (b-c) Alterna- 
tive RN Implementations 
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Fig. 8. Photomicrograph of Proto #1. 
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Fig. 9. OTA Architecture for Proto # 2  
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